Files
fvh_vezbe/code/vezba10/xelab.pb

109 lines
3.0 KiB
Plaintext
Raw Normal View History

2026-06-12 07:53:32 +02:00
o
%s %s
410* simulator2$
Vivado Simulator2default:default2
v2022.22default:defaultZ43-3977hpx<04>
q
%s
* simulator2T
@Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.2default:defaulthpx<04>
<EFBFBD>
Running: %s
333* simulator2<72>
v/tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --nolog -L uvm -timescale 1ns/10ps calc_verif_top -s calc_sim 2default:defaultZ43-3449hpx<04>
l
.Multi-threading is on. Using %s slave threads
406* simulator2
102default:defaultZ43-3954hpx<04>
B
Starting static elaboration
342* simulatorZ43-3458hpx<04>
G
!Pass Through NonSizing Optimizer
685* simulatorZ43-4537hpx<04>
C
Completed static elaboration
280* simulatorZ43-3396hpx<04>
M
'Starting simulation data flow analysis
341* simulatorZ43-3457hpx<04>
<EFBFBD>
lFile : %s, Line : %s, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.669* simulator2<72>
p/proj/xbuilds/SWIP/9999.0_0921_2117/installs/lin64/Vivado/2023.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv2default:default2
259942default:defaultZ43-4468hpx<06>
N
(Completed simulation data flow analysis
279* simulatorZ43-3395hpx<04>
d
%Time Resolution for simulation is %s
344* simulator2
1ps2default:defaultZ43-3460hpx<04>
\
Compiling %s
389* simulator2'
package uvm.uvm_pkg2default:defaultZ43-3505hpx<04>
X
Compiling %s
389* simulator2#
package std.std2default:defaultZ43-3505hpx<04>
d
Compiling %s
389* simulator2/
package work.calc_agent_pkg2default:defaultZ43-3505hpx<04>
h
Compiling %s
389* simulator23
package work.configurations_pkg2default:defaultZ43-3505hpx<04>
c
Compiling %s
389* simulator2.
package work.calc_test_pkg2default:defaultZ43-3505hpx<04>
b
Compiling %s
389* simulator2-
package work.calc_seq_pkg2default:defaultZ43-3505hpx<04>
\
Compiling module %s405* simulator2!
work.calc_if
2default:defaultZ43-3953hpx<04>
_
Compiling module %s405* simulator2$
work.exdbin_mac
2default:defaultZ43-3953hpx<04>
\
Compiling module %s405* simulator2!
work.holdreg
2default:defaultZ43-3953hpx<04>
d
Compiling module %s405* simulator2)
work.alu_input_stage
2default:defaultZ43-3953hpx<04>
\
Compiling module %s405* simulator2!
work.mux_out
2default:defaultZ43-3953hpx<04>
e
Compiling module %s405* simulator2*
work.alu_output_stage
2default:defaultZ43-3953hpx<04>
^
Compiling module %s405* simulator2#
work.priority1
2default:defaultZ43-3953hpx<04>
\
Compiling module %s405* simulator2!
work.shifter
2default:defaultZ43-3953hpx<04>
]
Compiling module %s405* simulator2"
work.calc_top
2default:defaultZ43-3953hpx<04>
c
Compiling module %s405* simulator2(
work.calc_verif_top
2default:defaultZ43-3953hpx<04>
a
Built simulation snapshot %s
278* simulator2
calc_sim2default:defaultZ43-3394hpx<04>