This commit is contained in:
2026-06-12 07:53:32 +02:00
commit 59e71f3297
259 changed files with 29010 additions and 0 deletions

View File

@@ -0,0 +1,7 @@
Running: xsim.dir/calc_sim/xsimk -runall -sv_seed random -simmode gui -testplusarg UVM_TESTNAME=test_random -testplusarg UVM_VERBOSITY=UVM_HIGH -wdb calc_sim.wdb -simrunnum 0 -socket 49855
Design successfully loaded
Design Loading Memory Usage: 44568 KB (Peak: 44568 KB)
Design Loading CPU Usage: 20 ms
Simulation completed
Simulation Memory Usage: 139376 KB (Peak: 183836 KB)
Simulation CPU Usage: 120 ms